TL;DR
A developer has showcased a version of the Project Oberon operating system running on RISC-V hardware, replacing the original RISC-5 processor. This marks a significant porting effort, with implications for open-source OS and hardware compatibility.
A developer has publicly shared a version of the Project Oberon operating system running on RISC-V hardware, replacing the original RISC-5 processor. This development is notable as it demonstrates a successful port of a historically significant, minimalist OS to an emerging open-source architecture, potentially broadening its hardware compatibility.
The port was presented via a Show HN post by a user known as ‘OberonDev’, who detailed the process of adapting the Oberon OS—originally designed for the RISC-5 architecture—to run on RISC-V hardware. The demonstration included booting the system and running basic functions, indicating a functional port. The developer confirmed that the core system was operational, though some peripheral support remains in progress.
This project is still in early stages, with the developer emphasizing ongoing work to improve hardware support and stability. The port aims to preserve Oberon’s minimalist philosophy while leveraging RISC-V’s open-source hardware ecosystem, potentially enabling wider experimentation and use in academic and hobbyist contexts.
Implications for Open-Source OS and Hardware Compatibility
This development is significant because it shows that Project Oberon, a historically influential, minimalist OS created by Niklaus Wirth and colleagues, can be adapted to modern open-source hardware architectures like RISC-V. It highlights the potential for legacy systems and designs to be ported to new platforms, encouraging experimentation and preservation of classic operating systems in contemporary environments.
For the open-source community, this port could serve as a foundation for further OS development on RISC-V, fostering educational opportunities and innovation. Additionally, it demonstrates the flexibility of Oberon’s design and the viability of RISC-V as a hardware platform for specialized or minimalist operating systems.
XIAO ESP32C3 3PCS Pack – RISC-V Tiny MCU Board with Wi-Fi and Bluetooth5.0, Battery Charge Supported, Power Efficiency and Rich Interface
- MCU Chip: ESP32-C3 32-bit RISC-V, 160 MHz
- Development Ports: Multiple development interfaces
- Compatibility: Supports Arduino, MicroPython, PlatformIO, and more
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Background on Project Oberon and RISC-V Porting Efforts
Project Oberon, developed in the 1980s by Niklaus Wirth and colleagues at ETH Zurich, is a minimalist operating system and programming environment known for its simplicity and efficiency. Historically, it ran on custom hardware based on the RISC-5 architecture, which was designed for educational purposes and research.
In recent years, RISC-V has gained popularity as an open-source instruction set architecture (ISA), supported by a growing ecosystem of hardware and software tools. Porting legacy OSes like Oberon to RISC-V has been a topic of interest among enthusiasts and academics aiming to revive or adapt classic systems for modern hardware.
This latest demonstration by ‘OberonDev’ marks a notable milestone in these efforts, showing a functional port that could pave the way for further development and adoption.
“This is an initial port, and while basic functions are working, there’s still work to do to improve peripheral support and stability.”
— OberonDev
Real-Time Embedded Systems with Open-Source Operating Systems
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Extent of Hardware Support and Future Stability
It remains unclear how complete the port is regarding peripheral and device driver support, and whether the system is stable enough for practical use beyond basic demonstrations. The developer has indicated ongoing work but has not provided detailed timelines or benchmarks.
youyeetoo VisionFive2 Ver. 1.3B RISC-V Single Board Computer, 4GB RAM with WiFi 6 USB Dongle, PD Power, Acrylic Case, Fan Cooler – RISC-V Development SBC Mainboard Motherboad Support NAS Openwrt
- Includes Acrylic Case and Fan Cooler: Excellent heat dissipation and protection
- 20W PD Power Supply: Stable and adequate power source
- WiFi 6 Module: High-speed, low-latency wireless connectivity
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Upcoming Development Phases and Community Involvement
The developer plans to continue refining the port, improving hardware compatibility, and documenting the process for community contributions. Future milestones include achieving full peripheral support, stability, and possibly releasing the port as open source for broader testing and collaboration.
Project Oberon: The Design of an Operating System and Compiler (Acm Press Books)
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Key Questions
What is Project Oberon?
Project Oberon is a minimalist operating system and programming environment developed in the 1980s by Niklaus Wirth and colleagues, known for its simplicity and efficiency.
Why is porting Oberon to RISC-V significant?
Porting Oberon to RISC-V demonstrates the system’s adaptability to modern open-source hardware, potentially enabling new uses, educational opportunities, and preservation of classic OS designs.
Is the port fully functional?
The port currently supports basic functions and booting, but peripheral support and stability are still being developed, according to the developer.
Can this port be used in practical applications now?
Not yet. The project is in early development stages, primarily a proof of concept, with ongoing work needed for broader hardware support and stability.
Will this be released to the public?
The developer has indicated plans to document and possibly release the port for community testing, but no official release timeline has been provided.
Source: hn
